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High-Speed Fault-Tolerant Telemetry/Computer Interface 
.
A fault-tolerant telemetry/computer interface has 
been developed which allows memory sharing by two 
data processing systems and maintains the integrity of 
the fault-tolerant environment of the computer. In 
this case, the interface is designed for a measurement 
processing system (MPS) and a central computer and 
sequencer (CCS). This is made possible by providing 
each side with its own data register and address 
register and by using a common timing source. 
Although both of these systems are used on 
spacecraft, a similar approach is suitable for ground 
applications. 
Basically the MPS is a programable system which 
requires direct access to a read-write memory. It 
stores programs in the memory and provides a buffer 
memory for spacecraft system parameter values. 
These values are processed for transmission to Earth. 
The CCS, on the other hand, uses spacecraft system 
parameters to monitor and evaluate the systems. 
As shown in the illustration, each shared memory 
includes interface gating circuits and MPS unique 
circuits which are added to the original CCS 
read-write memory. The interface gating circuits 
provide OR functions for the signals feeding from 
both the CCS and the MPS unique circuits. Both the 
MPS and the CCS can access memory at their 
maximum accessing rates without interfering with 
each other. The assignment of memory modules is 
controlled by the CCS. In addition, whatever memory 
modules are turned on for use by the CCS for its own 
programs, another memory moüle is turned on and 
assigned to the MPS as a shared memory.
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Patent status: 
This invention is owned by NASA, and a patent 
application has been filed. Inquiries concerning non-
exclusive or exclusive license for its commercial 
development should be addressed to: 
Patent Counsel 
NASA Pasadena Office 
4800 Oak Grove Drive 
Pasadena, California 91103 
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